Avnet ASIC to Manage Production of RAAAM Memory Technology at TSMC

Israeli startup RAAAM Memory Technologies has selected Avnet ASIC Israel to manage the manufacturing of its proprietary Gain-Cell Random Access Memory (GCRAM) technology, which is designed to address one of the biggest bottlenecks in modern processors: embedded SRAM memory.

Under the agreement, Avnet ASIC will serve as the Value Chain Aggregator (VCA) for production on TSMC’s 2nm process technology. The company will be responsible for adapting RAAAM’s design to TSMC’s manufacturing flow, while also providing engineering support, production management and process integration.

Avnet ASIC is an ASIC and SoC design and manufacturing center operating as a business unit of Avnet Silica, which is part of global distributor Avnet. Established about 35 years ago, the company has completed hundreds of semiconductor projects in Israel and abroad. It holds TSMC’s official VCA certification, has extensive experience with 3nm technologies and early access to the foundry’s upcoming 2nm manufacturing platform.

The companies said RAAAM’s technology is currently undergoing qualification and has already been integrated into a customer test chip that completed tape-out in March 2026.

RAAAM’s GCRAM is an embedded memory technology intended to replace the SRAM blocks currently integrated into processors. Because fetching data from external memory is roughly 100 times slower than transferring data within the chip, processors rely on large on-chip SRAM caches to store frequently accessed information. However, SRAM consumes a significant amount of silicon area—sometimes accounting for nearly half of the die.

According to RAAAM, conventional SRAM is becoming increasingly difficult to scale for future semiconductor nodes. The company says GCRAM can reduce silicon area by approximately 50% while lowering memory power consumption by as much as 10x, all while remaining compatible with standard CMOS manufacturing processes.

An Israeli-Swiss collaboration

RAAAM was founded in 2021 by four VLSI researchers from Bar-Ilan University and the École Polytechnique Fédérale de Lausanne (EPFL) in Switzerland. The company has received support from the European Union, the Intel Ignite startup accelerator and private investors, including NXP.

The company’s technology is based on a three-transistor gain-cell memory architecture, compared with the six-transistor cells used in conventional SRAM. The approach occupies a middle ground between SRAM, which requires no refresh, and DRAM, which relies on periodic refresh cycles. GCRAM also performs periodic refresh, but at a much lower frequency than DRAM and transparently to the surrounding circuitry.

RAAAM says its memory operates at supply voltages as low as 450mV in FinFET processes, is manufactured using a standard CMOS flow and features separate read and write ports. For modern processors running edge AI workloads and complex algorithms, this could enable twice the on-chip memory capacity within the same silicon area while significantly reducing power consumption.

The company is competing in the emerging embedded-memory market alongside firms such as Weebit Nano, whose embedded ReRAM technology also aims to provide an alternative to conventional SRAM in future semiconductor designs.

Avnet ASIC Team Launches Ultra-Low-Power Design Services for TSMC’s 4nm Process Node

Avnet ASIC, a division of Avnet Silica, an Avnet company (NASDAQ: AVT), today announced that it has launched its new ultra-low-power design services for TSMC’s cutting-edge 4nm and below process technologies. These services are designed to enable customers to achieve exceptional power efficiency and performance in their high-performance applications, such as blockchain and AI edge computing. TSMC is the world’s leading silicon foundry and Avnet ASIC division is a leading provider of ASIC and SoC full turnkey solutions.

The new design services leverage a comprehensive approach to address the challenges of operating at extreme low-voltage conditions in the 4nm and below nodes. This includes recharacterizing standard cells for lower voltages, performing early RTL exploration to optimize power, performance, and area (PPA) tradeoffs, implementing an optimized clock tree, and utilizing transistor-level simulations to enhance the power optimization process.

The Avnet ASIC team built a full-scale technical A-Z approach to enable PPA optimization of high-performance chips working at extremely low voltage and proved it in TSMC’s 4nm process. Performance, dynamic and leakage power estimations have been confirmed by post-silicon validation.

The customer defined the board solution and chip implementation concept, requirements, and executed front-end design based on library characterization for near-threshold voltage operation. Avnet ASIC then executed this design to meet aggressive market targets, enabling the ultra-low-power performance of the customer’s application.

“One of the industry challenges today is to optimize application performance by choosing the correct technology to meet customer needs,” said Pavel Vilk, GM and Head of Engineering at Avnet ASIC.

“TSMC’s 4nm process provides a great opportunity to save power and area without compromising target performance. However, operating at low voltages puts a lot of effort on voltage drop, which needs to be optimized through a holistic solution of board-package-chip design. Being a TSMC Value Chain Aggregator and a full turnkey partner to customers, we believe this new achievement could bring great value in helping our customers deliver their products to market competitively.”

The new announcement follows the announcement of the Avnet ASIC team from February that it has been appointed as a Value Chain Aggregator (VCA) by TSMC. The appointment positions the Avnet ASIC team as a channel for TSMC ASIC customers, offering a full turnkey solution from design inception to layout and mass production, implemented in TSMC’s most advanced silicon processes.

The collaboration signifies a landmark agreement within Avnet, enhancing the offerings by combining the strong technology of TSMC with the ASIC design and manufacturing capabilities of Avnet ASIC. This initiative enables access to TSMC’s most advanced silicon processes for customers, establishing Avnet ASIC as a channel partner of TSMC for comprehensive ASIC SoC solutions.

[Photo credit: Eyal Touge]